Espressif Systems /ESP32-C3 /RTC_CNTL /EXT_XTL_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXT_XTL_CONF

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (XTAL32K_WDT_EN)XTAL32K_WDT_EN 0 (XTAL32K_WDT_CLK_FO)XTAL32K_WDT_CLK_FO 0 (XTAL32K_WDT_RESET)XTAL32K_WDT_RESET 0 (XTAL32K_EXT_CLK_FO)XTAL32K_EXT_CLK_FO 0 (XTAL32K_AUTO_BACKUP)XTAL32K_AUTO_BACKUP 0 (XTAL32K_AUTO_RESTART)XTAL32K_AUTO_RESTART 0 (XTAL32K_AUTO_RETURN)XTAL32K_AUTO_RETURN 0 (XTAL32K_XPD_FORCE)XTAL32K_XPD_FORCE 0 (ENCKINIT_XTAL_32K)ENCKINIT_XTAL_32K 0 (DBUF_XTAL_32K)DBUF_XTAL_32K 0DGM_XTAL_32K 0DRES_XTAL_32K 0 (XPD_XTAL_32K)XPD_XTAL_32K 0DAC_XTAL_32K 0WDT_STATE 0 (XTAL32K_GPIO_SEL)XTAL32K_GPIO_SEL 0 (XTL_EXT_CTR_LV)XTL_EXT_CTR_LV 0 (XTL_EXT_CTR_EN)XTL_EXT_CTR_EN

Description

rtc configure register

Fields

XTAL32K_WDT_EN

xtal 32k watch dog enable

XTAL32K_WDT_CLK_FO

xtal 32k watch dog clock force on

XTAL32K_WDT_RESET

xtal 32k watch dog sw reset

XTAL32K_EXT_CLK_FO

xtal 32k external xtal clock force on

XTAL32K_AUTO_BACKUP

xtal 32k switch to back up clock when xtal is dead

XTAL32K_AUTO_RESTART

xtal 32k restart xtal when xtal is dead

XTAL32K_AUTO_RETURN

xtal 32k switch back xtal when xtal is restarted

XTAL32K_XPD_FORCE

Xtal 32k xpd control by sw or fsm

ENCKINIT_XTAL_32K

apply an internal clock to help xtal 32k to start

DBUF_XTAL_32K

0: single-end buffer 1: differential buffer

DGM_XTAL_32K

xtal_32k gm control

DRES_XTAL_32K

DRES_XTAL_32K

XPD_XTAL_32K

XPD_XTAL_32K

DAC_XTAL_32K

DAC_XTAL_32K

WDT_STATE

state of 32k_wdt

XTAL32K_GPIO_SEL

XTAL_32K sel. 0: external XTAL_32K

XTL_EXT_CTR_LV

0: power down XTAL at high level

XTL_EXT_CTR_EN

enable gpio configure xtal power on

Links

() ()